- new folder src/ to hold the source code for main project applications
- main.c is in src/
- all core files are subfolder are in src/core/
- modules are in src/modules/
- libs are in src/lib/
- application Makefiles are in src/
- application binary is built in src/ (src/kamailio)
1 | 1 |
deleted file mode 100644 |
... | ... |
@@ -1,77 +0,0 @@ |
1 |
-/* |
|
2 |
- * Copyright (C) 2006 iptelorg GmbH |
|
3 |
- * |
|
4 |
- * Permission to use, copy, modify, and distribute this software for any |
|
5 |
- * purpose with or without fee is hereby granted, provided that the above |
|
6 |
- * copyright notice and this permission notice appear in all copies. |
|
7 |
- * |
|
8 |
- * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES |
|
9 |
- * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF |
|
10 |
- * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR |
|
11 |
- * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES |
|
12 |
- * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN |
|
13 |
- * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF |
|
14 |
- * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
|
15 |
- */ |
|
16 |
- |
|
17 |
-/** |
|
18 |
- * @file |
|
19 |
- * @brief Native (asm) atomic operations and memory barriers |
|
20 |
- * |
|
21 |
- * Native (assembler) atomic operations and memory barriers. |
|
22 |
- * \warning atomic ops do not include memory barriers, see atomic_ops.h for |
|
23 |
- * more info. Expects atomic_t to be defined (#include "atomic_common.h") |
|
24 |
- * |
|
25 |
- * Config defines: |
|
26 |
- * - CC_GCC_LIKE_ASM - the compiler support gcc style inline asm |
|
27 |
- * - NOSMP - the code will be a little faster, but not SMP safe |
|
28 |
- * - __CPU_i386, __CPU_x86_64, X86_OOSTORE - see atomic_x86.h |
|
29 |
- * - __CPU_mips, __CPU_mips2, __CPU_mips64, MIPS_HAS_LLSC - see atomic_mip2.h |
|
30 |
- * - __CPU_ppc, __CPU_ppc64 - see atomic_ppc.h |
|
31 |
- * - __CPU_sparc - see atomic_sparc.h |
|
32 |
- * - __CPU_sparc64, SPARC64_MODE - see atomic_sparc64.h |
|
33 |
- * - __CPU_arm, __CPU_arm6 - see atomic_arm.h |
|
34 |
- * - __CPU_alpha - see atomic_alpha.h |
|
35 |
- * @ingroup atomic |
|
36 |
- */ |
|
37 |
- |
|
38 |
-#ifndef __atomic_native |
|
39 |
-#define __atomic_native |
|
40 |
- |
|
41 |
-#ifdef CC_GCC_LIKE_ASM |
|
42 |
- |
|
43 |
-#if defined __CPU_i386 || defined __CPU_x86_64 |
|
44 |
- |
|
45 |
-#include "atomic_x86.h" |
|
46 |
- |
|
47 |
-#elif defined __CPU_mips2 || defined __CPU_mips64 || \ |
|
48 |
- ( defined __CPU_mips && defined MIPS_HAS_LLSC ) |
|
49 |
- |
|
50 |
-#include "atomic_mips2.h" |
|
51 |
- |
|
52 |
-#elif defined __CPU_ppc || defined __CPU_ppc64 |
|
53 |
- |
|
54 |
-#include "atomic_ppc.h" |
|
55 |
- |
|
56 |
-#elif defined __CPU_sparc64 |
|
57 |
- |
|
58 |
-#include "atomic_sparc64.h" |
|
59 |
- |
|
60 |
-#elif defined __CPU_sparc |
|
61 |
- |
|
62 |
-#include "atomic_sparc.h" |
|
63 |
- |
|
64 |
-#elif defined __CPU_arm || defined __CPU_arm6 |
|
65 |
- |
|
66 |
-#include "atomic_arm.h" |
|
67 |
- |
|
68 |
-#elif defined __CPU_alpha |
|
69 |
- |
|
70 |
-#include "atomic_alpha.h" |
|
71 |
- |
|
72 |
-#endif /* __CPU_xxx => no known cpu */ |
|
73 |
- |
|
74 |
-#endif /* CC_GCC_LIKE_ASM */ |
|
75 |
- |
|
76 |
- |
|
77 |
-#endif |
... | ... |
@@ -1,6 +1,4 @@ |
1 | 1 |
/* |
2 |
- * $Id$ |
|
3 |
- * |
|
4 | 2 |
* Copyright (C) 2006 iptelorg GmbH |
5 | 3 |
* |
6 | 4 |
* Permission to use, copy, modify, and distribute this software for any |
... | ... |
@@ -16,32 +14,35 @@ |
16 | 14 |
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
17 | 15 |
*/ |
18 | 16 |
|
19 |
-/** @file @brief |
|
20 |
- * include file for native (asm) atomic operations and memory barriers |
|
21 |
- * WARNING: atomic ops do not include memory barriers |
|
22 |
- * See atomic_ops.h for more info. |
|
23 |
- * Expects atomic_t to be defined (#include "atomic_common.h") |
|
17 |
+/** |
|
18 |
+ * @file |
|
19 |
+ * @brief Native (asm) atomic operations and memory barriers |
|
20 |
+ * |
|
21 |
+ * Native (assembler) atomic operations and memory barriers. |
|
22 |
+ * \warning atomic ops do not include memory barriers, see atomic_ops.h for |
|
23 |
+ * more info. Expects atomic_t to be defined (#include "atomic_common.h") |
|
24 | 24 |
* |
25 |
- * Config defines: CC_GCC_LIKE_ASM - the compiler support gcc style |
|
26 |
- * inline asm |
|
27 |
- * NOSMP - the code will be a little faster, but not SMP |
|
28 |
- * safe |
|
29 |
- * __CPU_i386, __CPU_x86_64, X86_OOSTORE - see |
|
30 |
- * atomic_x86.h |
|
31 |
- * __CPU_mips, __CPU_mips2, __CPU_mips64, MIPS_HAS_LLSC - see |
|
32 |
- * atomic_mip2.h |
|
33 |
- * __CPU_ppc, __CPU_ppc64 - see atomic_ppc.h |
|
34 |
- * __CPU_sparc - see atomic_sparc.h |
|
35 |
- * __CPU_sparc64, SPARC64_MODE - see atomic_sparc64.h |
|
36 |
- * __CPU_arm, __CPU_arm6 - see atomic_arm.h |
|
37 |
- * __CPU_alpha - see atomic_alpha.h |
|
25 |
+ * Config defines: |
|
26 |
+ * - CC_GCC_LIKE_ASM - the compiler support gcc style inline asm |
|
27 |
+ * - NOSMP - the code will be a little faster, but not SMP safe |
|
28 |
+ * - __CPU_i386, __CPU_x86_64, X86_OOSTORE - see atomic_x86.h |
|
29 |
+ * - __CPU_mips, __CPU_mips2, __CPU_mips64, MIPS_HAS_LLSC - see atomic_mip2.h |
|
30 |
+ * - __CPU_ppc, __CPU_ppc64 - see atomic_ppc.h |
|
31 |
+ * - __CPU_sparc - see atomic_sparc.h |
|
32 |
+ * - __CPU_sparc64, SPARC64_MODE - see atomic_sparc64.h |
|
33 |
+ * - __CPU_arm, __CPU_arm6 - see atomic_arm.h |
|
34 |
+ * - __CPU_alpha - see atomic_alpha.h |
|
35 |
+ * @ingroup atomic |
|
38 | 36 |
*/ |
37 |
+ |
|
39 | 38 |
/* |
40 | 39 |
* History: |
41 | 40 |
* -------- |
42 | 41 |
* 2006-03-08 created by andrei |
43 | 42 |
* 2007-05-13 split from atomic_ops.h (andrei) |
44 | 43 |
*/ |
44 |
+ |
|
45 |
+ |
|
45 | 46 |
#ifndef __atomic_native |
46 | 47 |
#define __atomic_native |
47 | 48 |
|
... | ... |
@@ -15,7 +15,8 @@ |
15 | 15 |
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF |
16 | 16 |
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
17 | 17 |
*/ |
18 |
-/* |
|
18 |
+ |
|
19 |
+/** @file @brief |
|
19 | 20 |
* include file for native (asm) atomic operations and memory barriers |
20 | 21 |
* WARNING: atomic ops do not include memory barriers |
21 | 22 |
* See atomic_ops.h for more info. |
- added membar_eneter_lock() and membar_leave_lock() (to be used only if
creating locks using the atomic ops functions, for more info see atomic_ops.h)
1 | 1 |
new file mode 100644 |
... | ... |
@@ -0,0 +1,83 @@ |
1 |
+/* |
|
2 |
+ * $Id$ |
|
3 |
+ * |
|
4 |
+ * Copyright (C) 2006 iptelorg GmbH |
|
5 |
+ * |
|
6 |
+ * Permission to use, copy, modify, and distribute this software for any |
|
7 |
+ * purpose with or without fee is hereby granted, provided that the above |
|
8 |
+ * copyright notice and this permission notice appear in all copies. |
|
9 |
+ * |
|
10 |
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES |
|
11 |
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF |
|
12 |
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR |
|
13 |
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES |
|
14 |
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN |
|
15 |
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF |
|
16 |
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
|
17 |
+ */ |
|
18 |
+/* |
|
19 |
+ * include file for native (asm) atomic operations and memory barriers |
|
20 |
+ * WARNING: atomic ops do not include memory barriers |
|
21 |
+ * See atomic_ops.h for more info. |
|
22 |
+ * Expects atomic_t to be defined (#include "atomic_common.h") |
|
23 |
+ * |
|
24 |
+ * Config defines: CC_GCC_LIKE_ASM - the compiler support gcc style |
|
25 |
+ * inline asm |
|
26 |
+ * NOSMP - the code will be a little faster, but not SMP |
|
27 |
+ * safe |
|
28 |
+ * __CPU_i386, __CPU_x86_64, X86_OOSTORE - see |
|
29 |
+ * atomic_x86.h |
|
30 |
+ * __CPU_mips, __CPU_mips2, __CPU_mips64, MIPS_HAS_LLSC - see |
|
31 |
+ * atomic_mip2.h |
|
32 |
+ * __CPU_ppc, __CPU_ppc64 - see atomic_ppc.h |
|
33 |
+ * __CPU_sparc - see atomic_sparc.h |
|
34 |
+ * __CPU_sparc64, SPARC64_MODE - see atomic_sparc64.h |
|
35 |
+ * __CPU_arm, __CPU_arm6 - see atomic_arm.h |
|
36 |
+ * __CPU_alpha - see atomic_alpha.h |
|
37 |
+ */ |
|
38 |
+/* |
|
39 |
+ * History: |
|
40 |
+ * -------- |
|
41 |
+ * 2006-03-08 created by andrei |
|
42 |
+ * 2007-05-13 split from atomic_ops.h (andrei) |
|
43 |
+ */ |
|
44 |
+#ifndef __atomic_native |
|
45 |
+#define __atomic_native |
|
46 |
+ |
|
47 |
+#ifdef CC_GCC_LIKE_ASM |
|
48 |
+ |
|
49 |
+#if defined __CPU_i386 || defined __CPU_x86_64 |
|
50 |
+ |
|
51 |
+#include "atomic_x86.h" |
|
52 |
+ |
|
53 |
+#elif defined __CPU_mips2 || defined __CPU_mips64 || \ |
|
54 |
+ ( defined __CPU_mips && defined MIPS_HAS_LLSC ) |
|
55 |
+ |
|
56 |
+#include "atomic_mips2.h" |
|
57 |
+ |
|
58 |
+#elif defined __CPU_ppc || defined __CPU_ppc64 |
|
59 |
+ |
|
60 |
+#include "atomic_ppc.h" |
|
61 |
+ |
|
62 |
+#elif defined __CPU_sparc64 |
|
63 |
+ |
|
64 |
+#include "atomic_sparc64.h" |
|
65 |
+ |
|
66 |
+#elif defined __CPU_sparc |
|
67 |
+ |
|
68 |
+#include "atomic_sparc.h" |
|
69 |
+ |
|
70 |
+#elif defined __CPU_arm || defined __CPU_arm6 |
|
71 |
+ |
|
72 |
+#include "atomic_arm.h" |
|
73 |
+ |
|
74 |
+#elif defined __CPU_alpha |
|
75 |
+ |
|
76 |
+#include "atomic_alpha.h" |
|
77 |
+ |
|
78 |
+#endif /* __CPU_xxx => no known cpu */ |
|
79 |
+ |
|
80 |
+#endif /* CC_GCC_LIKE_ASM */ |
|
81 |
+ |
|
82 |
+ |
|
83 |
+#endif |